

Amendment to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application. The following listing provides the amended claims with the amendments marked with deleted material crossed out and new material underlined to show the changes made.

Listing of Claims:

Claims 1 – 57. Canceled

58. (Amended) For an electronic-design-automation placer that uses a set of partitioning lines, that define a plurality of slots, to partition an integrated-circuit (“IC”) layout region into a plurality of sub-regions corresponding to said slots, wherein a plurality of line paths exist between said slots, a method of pre-computing attributes that are used for placing circuit modules in an IC layout region, the method comprising:

- a) for each combination of said slots, identifying at least one connection graph that represents a topology of interconnect lines necessary for connecting the combination of said slots;
- b) for each combination of said slots, identifying the line paths used by the at least one connection graph ~~or graphs~~ for that particular combination of slots, wherein a plurality of the identified line paths are diagonal; and

c) storing the plurality of identified line paths for each combination of slots in a storage structure, wherein said stored line paths are used by the placer to compute costs associated with different placements of said circuit modules.

59. (Previously Presented) The method of claim 58, wherein a plurality of the line paths are horizontal, and a plurality are vertical.

60. (Original) The method of claim 58, wherein the connection graphs are Steiner trees.

61. (Original) The method of claim 58, wherein the connection graphs are minimum spanning trees.

62. (Currently Amended) The method of claim 58, wherein ~~the connection graphs are determined to be optimal based on at least one particular selection criterion.~~ the at least one connection graph is determined to be optimal based on at least one particular selection criterion.

63. (Currently Amended) The method of claim 62, wherein ~~identifying the line paths comprises identifying the line paths used by all optimal connection graphs for each combination of said slots~~ identifying the line paths comprises identifying the line paths used by all optimal connection graphs for each combination of said slots.

64. (Amended) The method of claim 58, wherein the at least one particular selection criterion is the length of the connection graphs.

65. (Original) The method of claim 64, wherein another selection criterion for determining whether the connection graphs are optimal is the number of bends of the connection graphs.

66. (Original) The method of claim 58, wherein the line paths are defined based on a wiring model for the IC layout and on a partitioning structure defined by the partitioning lines.

67. (Amended) For an electronic-design-automation placer that uses a set of partitioning lines, that define a plurality of slots, to partition an integrated-circuit (“IC”) layout region into a plurality of sub-regions corresponding to said slots, wherein a plurality of edges exist between said slots, a method of pre-computing attributes that are used for placing circuit modules in an IC layout region, the method comprising:

- a) for each combination of said slots, identifying at least one connection graph that represents a topology of interconnect lines necessary for connecting the combination of said slots;
- b) for each combination of said slots, identifying the edges intersected by the at least one connection graph ~~or graphs~~ for that particular combination of slots, wherein a plurality of the identified edges are diagonal; and
- c) storing the plurality of identified edges for each combination of slots in a storage structure, wherein said stored edges are used by the placer to compute costs associated with different placements of said circuit modules.

68. (Previously Presented) The method of claim 67, wherein a plurality of the edges are horizontal, and a plurality are vertical.

69. (Original) The method of claim 67, wherein the connection graphs are Steiner trees.

70. (Original) The method of claim 67, wherein the connection graphs are minimum spanning trees.

71. (Original) The method of claim 67, wherein identifying the edges comprises identifying the edges intersected by all optimal connection graphs for each combination of said slots. the connection graphs are determined to be optimal based on at least one particular selection criterion.

72. (Original) The method of claim 71, wherein the connection graphs are determined to be optimal based on at least one particular selection criterion. identifying the edges comprises identifying the edges intersected by all optimal connection graphs for each combination of said slots.

73. (Original) The method of claim 72, wherein the selection criterion is the length of the connection graphs.

74. (Original) The method of claim 73, wherein another selection criterion for determining whether the connection graphs are optimal is the number of bends of the connection graphs.

75. (Original) The method of claim 67, wherein the edges are defined based on a wiring model for the IC layout and on a partitioning structure defined by the partitioning lines.